Discover a curated list of jobs tagged 'tapeout' that connects semiconductor and chip-design employers with experienced ASIC and SoC engineers specializing in tapeout flow, place-and-route, timing closure, signoff, GDSII generation, and EDA toolchain automation. This jobs-by-tags view surfaces long-tail opportunities like ASIC tapeout engineer jobs, tapeout flow specialist roles, and EDA signoff engineer positions across remote, on-site, and hybrid locations; use the filtering UI to refine by experience level, technology stack (Cadence, Synopsys, Mentor), process node, and hybrid FPGA-to-ASIC projects. Review role descriptions, required deliverables, silicon bring-up responsibilities, and sample tapeout checklists to identify matches with your expertise, then save searches, set alerts, and apply directly to prioritized openings. Explore these tapeout-tagged jobs now to accelerate your semiconductor career and apply today.
No Tapeout jobs posted this month
Check back soon or explore all available positions
